

## FPGA Synthesis and Prototyping Lab: 36

### Encoders/Decoders

#### Introduction

The purpose of this experiment is to Synthesis and Check the behavior of Encoders/Decoders circuits mentioned in Lab 4, 5, 6

#### *Software tools Requirement*

Xilinx Vivado

Synthesis the circuits given in Lab-4, 5, 6 on ARTY A7 FPGA or NEXYS A7 FPGA Kit associated with your Login.

Results should have

Synthesis Report

RTL Schematic

Pin Mapping Report

Screenshot of the Remote Lab-Showing outputs (if any)

**Note:** You can use Virtual Input /Output to give inputs and View outputs or you may use Chipscope (ILA) for viewing the outputs.

***Refer to demo Videos in LMS for usage of ILA***